

**READ-ONLY ACCESS TO CP0 REGISTERS**

by

**G. Michael Uhler**

Assignee: MIPS Technologies, Inc.  
1225 Charleston Road  
Mountain View, CA 94043-1353

Address correspondence to:

James W. Huffman  
1832 N. Cascade Ave.  
Colorado Springs, CO 80907  
719.475.7103  
719.623.0141  
jim@huffmanlaw.net

## READ-ONLY ACCESS TO CPO REGISTERS

by

G. Michael Uhler

---

### CROSS REFERENCE TO RELATED APPLICATION(S)

ec. [0001] This application is related to U.S. Patent application Serial No. 09/921400 (MIPS:0109.00US) entitled "ATOMIC UPDATE OF CPO STATE" assigned to MIPS Technologies, Inc.

### FIELD OF THE INVENTION

[0002] This invention relates in general to the field of computer architecture, and more specifically to a method and apparatus for providing read-only access to specified privileged level registers by instructions executing in user mode.

### BACKGROUND OF THE INVENTION

[0003] Modern microprocessors are typically designed so that they may be easily adapted for use in alternative operating environments, and configured for a variety of applications. That is, a given microprocessor might be used in environments as diverse as: 1) within a cell phone; 2) within a video gaming system; and 3) within a

computer system. In the cell phone environment, the microprocessor will typically execute only those instructions that are developed by the manufacturer of the cell phone, and stored within a read-only memory in the phone. Within a video gaming system, the microprocessor must execute an "embedded" set of instructions that are developed by the manufacturer of the gaming system, and instructions developed by manufacturers of video games. Within a computer system, the microprocessor must execute instructions developed by the manufacturer of the computer system, instructions developed by an operating system manufacturer, instructions developed by an applications manufacturer, as well as instructions that are developed by the end user.

[0004] To allow microprocessors to operate within such diverse environments, and to insure that once they are configured for a particular environment, they are not changed, microprocessors are typically designed to operate in several different security modes or levels. Each of the security modes or levels of a microprocessor define what resources within its operating environment an instruction has access to, what features of the microprocessor are

enabled, how the microprocessor is to view external memory, etc.

[0005] Simplistically, modern microprocessors have at least two operating modes referred to as "kernel" mode, and "user" mode. When a microprocessor is powered on, it begins operating in kernel mode. This means that the first set of instructions that execute have access to all of the resources of the microprocessor, and can define how the microprocessor is to operate, how it should be configured for its present environment, etc. Once the kernel mode instruction set configures the processor, it may switch the microprocessor to operate in user mode. At this point, instructions have access to general-purpose registers, but not to privileged architecture registers that control the operation, or configuration of the microprocessor. Such a dual mode architecture provides security for the computing system, insures reliability of the operating environment, and prevents user mode instructions from accessing or modifying privileged resources.

[0006] Within the privileged architecture of a microprocessor are configuration registers, that establish how the microprocessor is to view memory, whether it is operating in 32 or 64-bit mode, whether it is operating in

kernel mode, or user mode, etc. In addition, other resources are provided that assist a developer in designing their product with the microprocessor, including debug registers, count registers, performance counters, etc. Often, these developers are operating within the kernel mode of the microprocessor, and thus have access to these resources. However, it has become desirable, within some environments, to provide access to certain privileged resources, while the microprocessor is in user mode. Unfortunately, in contemporary microprocessors, access to privileged resources has been an all or nothing proposition. That is, while in kernel mode, a bit is set in a configuration register that allows user mode instructions to access the privileged architecture. Unfortunately, once the bit is set, the user mode instructions are provided with full read/write access to all of the privileged resources. This situation defeats all of the security benefits provided by a dual mode microprocessor.

[0007] Therefore, what is needed is a mechanism that allows an operating system (operating in kernel mode) to selectively configure particular privileged resources for

access by user mode instructions, while still preventing access to other privileged resources.

[0008] Furthermore, what is needed is a method and apparatus that maintains the security of an operating environment, while providing the benefit of access by user mode instructions to certain privileged resources, on a case-by-case basis.

[0009] And, what is needed is a microprocessor that allows kernel mode instructions to define how user mode instructions access privileged resources.

[0010] Furthermore, what is needed is a configurable mechanism within a microprocessor to allow an operating system to virtualize access to privileged resources, from the viewpoint of user mode instructions.

#### SUMMARY

[0011] The present invention provides a method and apparatus for providing configurable user mode access to specified privileged architecture registers, while preventing access to other privileged resources.

[0012] In one aspect, the present invention provides a microprocessor that includes general purpose registers that

are accessible by instructions executing in a non-privileged state; privileged state registers that are accessible by instructions executing in a privileged state; and a mask register that is writable only when the microprocessor is in the privileged state. The mask register specifies ones of the privileged state registers to be accessible by instructions executing in a non-privileged state.

[0013] In another aspect, the present invention provides a method for providing user mode access to specified privileged state registers within a microprocessor. The method includes: providing a mask register, writable while in a kernel mode of the microprocessor, the mask register containing bits that correspond to privileged state registers; setting specified ones of the bits, while in the kernel mode of the microprocessor; and if a user mode instruction requests access to one of the privileged state registers, and if a corresponding one of the bits within the mask register has been set, providing the contents of the one of the privileged state registers to the user mode instruction.

[0014] In yet a further aspect, the present invention provides a privileged register set within a microprocessor

that includes: privileged registers that are accessible by instructions executing while the microprocessor is in a kernel mode; and a mask register for containing a bit pattern, the bit pattern specifying ones of the privileged registers to be read-only accessible by instructions executing while the microprocessor is in a user mode.

[0015] In another aspect, the present invention provides a computer program product for use with a computing device. The computer program product includes: a computer usable medium, having computer readable program code embodied in the medium, for causing a microprocessor to be described. The computer readable program code includes: first program code to provide general purpose registers that are accessible by instructions executing in a non-privileged state; and second program code to provide privileged state registers that are accessible by instructions executing in a privileged state; and third program code to provide a mask register that is writable only when the microprocessor is in the privileged state, the mask register specifying ones of the privileged state registers to be accessible by instructions executing in a non-privileged state.

[0016] In a further aspect, the present invention provides a computer data signal embodied in a transmission



medium. The data signal includes computer-readable program code to provide a privileged register set within a microprocessor. The program code includes: first program code to provide privileged registers that are accessible by instructions executing while the microprocessor is in a kernel mode; and second program code to provide a mask register for containing a bit pattern, the bit pattern specifying ones of the privileged registers to be read-only accessible by instructions executing while the microprocessor is in a user mode.

[0017] In yet another aspect, the present invention provides a method to allow an operating system to control user mode access to privileged architecture registers within a microprocessor. The method includes: providing a mask register within the microprocessor, the mask register having bits that correspond to the privileged architecture registers; within the operating system, setting particular bits within the mask register, the particular bits corresponding to ones of the privileged architecture registers that are to be made accessible to a request instruction executing when the microprocessor is in user mode; upon execution of the request instruction that requests access to one of the privileged architecture

registers, determining whether a bit within the mask register, corresponding to the requested one of the privileged architecture registers, has been set; and if the bit has been set, providing access to the requested one of the privileged architecture registers.

[0018] Other features and advantages of the present invention will become apparent upon study of the remaining portions of the specification and drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0019] FIGURE 1 is a block diagram of a microprocessor having general purpose registers accessible while instructions execute in user mode, and privileged registers accessible while instructions execute in kernel mode.

[0020] FIGURE 2 is a block diagram illustrating privileged architecture registers within a microprocessor according to the present invention.

[0021] FIGURE 3 is a flow chart illustrating how a bit mask register is set, within the privileged architecture of the present invention.

[0022] FIGURE 4 is a flow chart illustrating writing to a privileged architecture register according to the present invention.

[0023] FIGURE 5 is a flow chart illustrating reading a privileged architecture register, utilizing the bit mask register, according to the present invention.

[0024] FIGURE 6 is a table illustrating instructions that allow the read-only access to privileged architecture registers, according to the present invention.

#### DETAILED DESCRIPTION

[0025] Referring to Figure 1, a block diagram 100 is shown illustrating a microprocessor (or CPU) 106 for executing user mode instructions 102 and kernel mode instructions 104. Both the user mode instructions 102 and the kernel mode instructions 104 are provided to a processing core 108 for execution by the microprocessor 106. The user mode instructions have access to a general purpose register file (GPR) 110 for storing, retrieving, and modifying data. The kernel mode instructions also have access to the GPR 110, but in addition, have access to privileged level resources 112.

[0026] In one embodiment, the privilege level resources 112 of the microprocessor 106 includes a control unit to handle interrupts, configuration options e.g., such as the endianness of data, and observing or controlling on-chip functions like caches and timers. The control unit within the CPU 106 for performing such tasks is called Coprocessor 0, or CP0 112. Note: Coprocessor 0 is a particular designation given to privileged architecture resources in MIPS processors developed by MIPS<sup>®</sup> Technologies, Inc., of Mountain View, CA.

[0027] CP0 112 is coupled to control registers (not shown) that contain values that set how the CPU 106 is to operate, how it is to handle exceptions, how it is to manage memory, etc. For a listing of the control registers within the MIPS architecture, reference is made to Table 1 below. A complete description of each of these registers may be found in the MIPS32<sup>™</sup> and MIPS64<sup>™</sup> architecture Specifications, which are available from MIPS Technologies, Inc., and which are incorporated herein by reference for all purposes.

[0028] The interface to CP0 is through various instructions encoded with a COP0 opcode, including the ability to move data to and from the control registers.

The control registers and the interaction with them make up what is called the Privileged Resource Architecture.

Table 1

Register Number	Sel	Register Name	Function	Compliance Level
0	0	Index	Index into the TLB array	Required
1	0	Random	Randomly generated index into the TLB array	Required
2	0	EntryLo0	Low-order portion of the TLB entry for even-numbered virtual pages	Required
3	0	EntryLo1	Low-order portion of the TLB entry for odd-numbered virtual pages	Required
4	0	Context	Pointer to page table entry in memory	Required
5	0	PageMask	Control for variable page size in TLB entries	Required
6	0	Wired	Controls the number of fixed ("wired") TLB entries	Required
7	All		Reserved for future extensions	Reserved
8	0	BadVAddr	Reports the address for the most recent address-related exception	Required
9	0	Count	Processor cycle count	Required
10	0	EntryHi	High-order portion of the TLB entry	Required
11	0	Compare	Timer interrupt control	Required
12	0	Status	Processor status and control	Required
13	0	Cause	Cause of last general exception	Required
14	0	EPC	Program counter at last exception	Required
15	0	PRId	Processor identification and revision	Required
16	0	Config	Configuration register	Required
16	1	Config1	Configuration register 1	Required

Register Number	Sel	Register Name	Function	Compliance Level
17	0	LLAddr	Load linked address	Optional
18	0-n	WatchLo	Watchpoint address	Optional
19	0-n	WatchHi	Watchpoint control	Optional
20	0		XContext in 64-bit implementations	Reserved
21	All		Reserved for future extensions	Reserved
22	All		Available for implementation dependent use	Implementation Dependent
23	0	Debug	EJTAG Debug register	Optional
24	0	DEPC	Program counter at last EJTAG debug exception	Optional
25	0-n	PerfCnt	Performance counter interface	Recommended
26	0	ErrCtl	Parity/ECC error control and status	Optional
27	0-3	CacheErr	Cache parity error control and status	Optional
28	0	TagLo	Low-order portion of cache tag interface	Required
28	1	DataLo	Low-order portion of cache data interface	Optional
29	0	TagHi	High-order portion of cache tag interface	Required
29	1	DataHi	High-order portion of cache data interface	Optional
30	0	ErrorEPC	Program counter at last error	Required
31	0	DESAVE	EJTAG debug exception save register	Optional

[0029] Referring now to Figure 2, a block diagram 200 is shown that illustrates particular ones of the registers within a privileged register file 222 that are listed above

in Table 1. More specifically, the CP0 212 includes a count register 224 (register 9 in Table 1), and a performance counter register 226 (register 25 in Table 1). It is the registers 224, 226, in addition to others not described, that provide benefits to user mode instructions, and that the present invention allows access to, without necessarily providing access to other ones of the privileged level resources 112 within CP0 212. In addition, the CP0 212 includes a Mask Register 220. The discussion below will describe the operation of the count register 224, and the performance counter register 226. Following this, a detailed description of the use and operation of the mask register 220 will be provided with particular reference to Figures 3-6.

[0030] The Count register 224 acts as a timer, incrementing at a constant rate, whether or not an instruction is executed, retired, or any forward progress is made through the pipeline of the microprocessor 106. The rate at which the counter increments is implementation dependent, and is a function of the frequency of the processor, not the issue width of the processor. A preferred implementation is to increment the count register

224 once per processor cycle. The format of the count register 224 is provided in Table 2 below.

Table 2

TO160

Fields		Description	Read/ Write	Reset State	Compliance
Name	Bits				
Count	31:0	Interval counter	R/W	Undefined	Required

\*Information about the MIPS architecture is available from MIPS Technologies, Inc of Mountain View, California.

[0031] Within the MIPS architecture, the performance counter register 226 supports implementation dependent performance counters that provide the capability to count events or cycles for use in performance analysis. If performance counters are implemented, each performance counter consists of a pair of registers: a 32-bit control register and a 32-bit counter register. To provide additional capability, multiple performance counters may be implemented.

[0032] Performance counters can be configured to count implementation dependent events or cycles under a specified set of conditions that are determined by the control register for the performance counter. The counter register increments once for each enabled event. When bit 31 of the counter register is one (the counter overflows), the



performance counter optionally requests an interrupt that is combined in an implementation dependent way with the hardware interrupt 5 in the Cause register (not shown). Counting continues after a counter register overflow whether or not an interrupt is requested or taken.

[0033] Each performance counter is mapped into even-odd values of the performance counter register 226. *Even* selects access to the control register and *odd* selects access to the counter register. Table 3 below shows an example of two performance counters and how they map into the select values of the performance counter register 226.

Table 3

Fields	Performance Counter Register Select Value	Performance Counter Register Usage
0	Select 0	Control Register 0
	Select 1	Control Register 0
1	Select 2	Control Register 1
	Select 3	Control Register 1

[0034] More or less than two performance counters are also possible, extending the select field to obtain the desired number of performance counters. Software may determine if at least one pair of performance counter control and counter registers is implemented via a PC bit

in the config1 register. If the M bit is one in the performance counter control register referenced via a select field of 'n', another pair of performance counter control and counter registers is implemented at the select values of 'n+2' and 'n+3'.

[0035] The control register associated with each performance counter controls the behavior of the performance counter. Table 4 below describes the performance counter control register fields.

Table 4

Fields		Description	Read/Write	Reset State	Compliance
Name	Bits				
M	31	If this bit is a one, another pair of Performance Counter Control and Counter registers is implemented at a MTC0 or MFC0 select field value of 'n+2' and 'n+3'.	R	Undefined	Required
0	30:11	Must be written as zero; returns zero on read	0	0	Reserved
Event	10:5	<p>Selects the event to be counted by the corresponding Counter Register. The list of events is implementation dependent, but typical events include cycles, instructions, memory reference instructions, branch instructions cache and TLB misses, etc.</p> <p>If an implementation does not support all possible encodings of this field, it is implementation dependent how the unimplemented encodings are interpreted. The preferred implementation is to treat them as null</p>	R/W	Undefined	Required

Fields		Description	Read/ Write	Reset State	Compliance
Name	Bits				
		events that enable no counts.  Implementations that support multiple performance counters allow ratios of events, e.g., cache miss ratios if cache miss and memory references are selected as the events in two counters			
IE	4	Interrupt Enable. Enables the interrupt request when the corresponding counter overflows (bit 31 if the counter is one).  Note that this bit simply enables the interrupt request. The actual interrupt is still gated by the normal interrupt masks and enable in the Status register.  0: Performance counter interrupt disabled 1: Performance counter interrupt enabled.	R/W	0	Required
U	3	Enables event counting in User Mode.  0: Disable event counting in User Mode 1: Enable event counting in User Mode.	R/W	Undefined	Required
S	2	Enables event counting in Supervisor Mode (for those processors that implement Supervisor Mode).  If the processor does not implement supervisor mode, this bit must be ignored on write and return zero on read.  0: Disable event counting in Supervisor Mode 1: Enable event counting in Supervisor Mode	R/W	Undefined	Required
K	1	Enables event counting in Kernel Mode. This bit enables event counting only when the EXL and ERL bits in the Status register are zero.	R/W	Undefined	Required
EXL	0	Enables event counting when the EXL bit in the Status register is one and the ERL bit in the Status register is zero.	R/W	Undefined	Required

Fields		Description	Read/ Write	Reset State	Compliance
Name	Bits				
		0: Disable event counting while EXL=1, ERL=0 1: Enable event counting while ELX=1, ERL=0			

[0036] The counter register associated with each performance counter increments once for each enabled event. Table 5 below describes the performance counter register fields.

Table 5

Fields		Description	Read/ Write	Reset State	Compliance
Name	Bits				
Event Count	31:0	Increments once for each event that is enabled by the corresponding control register. When bit 31 is one, an interrupt request is made if the IE bit in the control register is 1.	R/W	Undefined	Required

[0037] Referring now to Figure 3, a flow chart 300 is provided that particularly illustrates how the mask register 220 of Figure 2 is updated to enable access to particular ones of the privileged level resources 212, including the counter register 224 and the performance counter register 226, according to the present invention.

Instruction flow begins at block 302 and proceeds to block 304.

[0038] At block 304 the microprocessor 212 enters kernel mode. One skilled in the art will appreciate that a microprocessor may enter kernel mode operation in a variety of ways, including when an exception is generated by the microprocessor, or when an interrupt occurs. Flow then proceeds to block 306.

[0039] At block 306 a write is made to the mask register 220. In one embodiment, the write is performed by an instruction MTC0 (shown in Figure 6) which moves a value stored in one of the general purpose registers 110 into the mask register 220. Alternatively, the write is performed by an existing instruction MTC0 which moves a value stored in one of the general purpose registers 110 into a mask register 220 that is defined within the CP0. In one embodiment, the mask register 220 is a 32-bit register such that each bit in the mask register 220 has a one-to-one correspondence with one of the 32 privileged registers 222 indicated above in Table 1. If user mode access to the Status register, for example, were desired by the operating system, bit 12 within the mask register 220 would be set. If access to the both the count register 224 and the performance counter register 226 were desired, the operating system would set bits 9 and 25 of the mask

register 220. Other bits within the mask register 220, pertaining to other registers within the privileged level resources 112, would be cleared so that user mode instructions would not have access to them. Of course, one skilled in the art will appreciate that a one-to-one correspondence between the bits in the mask register 220, and the privilege level resources 112 is not required. Any bit pattern that identifies one or more privileged level resources for user mode access, while excluding others, is within the scope of the present invention. After a write is performed to the mask register 220, flow proceeds to block 308.

[0040] At block 308, the processor exits kernel mode.

[0041] Referring now to Figure 4, a block diagram 400 is shown to particularly illustrate the flow of a write operation to one of the privileged registers within CP0 212. Flow begins at block 402 and proceeds to block 404.

[0042] At block 404 an instruction attempts a write to a one of the privileged registers within CP0 212. Flow then proceeds to decision block 406.

[0043] At decision block 406 a determination is made as to whether the microprocessor is currently in kernel mode

(and R/W access is not enabled) or if privileged software has enabled read/write access to all CP0 registers. That is, a decision is made as to whether a status bit (disposed, for example, in an architecturally-defined status register) has been set, which allows full access to CP0 from user mode (i.e., R/W access is enabled), as described above. (In a MIPS processor, the status bit referenced above is identified as "CU)" and is disposed within the processor's status register. Additional information regarding this status bit and register may be found in MIPS 32™ ARCHITECTURE FOR PROGRAMMERS, VOLUME III: THE MIPS32™ PRIVILEGED RESOURCE ARCHITECTURE, Rev. 0.95 (2001), which is hereby incorporated by reference in its entirety for all purposes, and is available from MIPS Technologies, Inc. located in Mountain View, California.) If the processor is in kernel mode, flow proceeds to block 408 where the write is performed. However, if the processor is not in kernel mode, flow proceeds to block 410.

[0044] At block 410, an exception is generated by the microprocessor. The exception is generated because a user mode instruction attempted to write to a privileged level resource. Such a write violates the security of the

microprocessor, and is therefore not allowed. An exception causes the processor to enter kernel mode, and execute a program that responds to this erroneous condition. Flow then proceeds to block 412 where the write to CP0 212 completes.

[0045] Referring now to Figure 5, a flow chart 500 is provided that particularly illustrates operation of a read from CP0 212, according to the present invention. The read operation begins at block 502 and proceeds to block 504.

[0046] At block 504 an instruction begins execution in the microprocessor, and requests a read from one of the privileged level resources 112. Flow then proceeds to decision block 506.

[0047] At decision block 506, a determination is made as to whether the microprocessor is in kernel mode (or R/W access is enabled). If the microprocessor is in kernel mode (and R/W access is enabled), flow proceeds to block 508 where the contents of the privileged resource within CP0 212 are provided to the instruction. Flow then proceeds to block 518 where the read operation ends.



[0048] If the microprocessor is not in kernel mode (and R/W access is not enabled), i.e., the processor is in user mode, flow proceeds to block 510.

[0049] At block 510, the contents of the mask register 220 are examined. Flow then proceeds to decision block 512.

[0050] At decision block 512 a determination is made as to whether the bit in the mask register 220 that corresponds to the privileged level register that is attempting to be read by the instruction, is set or cleared. If the corresponding bit is set, flow proceeds to block 508 where the contents of the privileged level register are provided to the instruction. One skilled in the art will appreciate that this scenario has allowed a user mode instruction to access the contents of a privileged level resource, such as the count register 224, or the performance counter register 226, based on the contents of the mask register 220. Flow then proceeds to block 518 where the read operation ends.

[0051] If the corresponding bit in the mask register 220 is not set, flow proceeds to block 514 where an exception is generated, causing the microprocessor to enter kernel mode. Flow then proceeds to decision block 516.

[0052] At decision block 516, a determination is made by the operating system as to whether read-only access to the requested privileged level resource should be granted. That is, although the operating system has not yet established user mode access to the privileged level resource, it is possible that the operating system may now wish to grant such access. If it does, then the operating system will update the contents of the mask register 220 (according to the flow chart 300 described above), by setting the bit in the mask register 220 corresponding to the requested privileged level resource. For example, in some cases the operating system may want to let the user mode program read a privileged resource, such as a count register, or alternatively, it may want to "virtualize" the value of the privileged resource. That is, the operating system may want to present the user mode program with a value that appears to increment only when the user mode program is running, rather than all the time. In such an example, the operating system could create a software copy of the privileged resource (i.e., the count register), updating it from the CP0 register when the user mode program starts and stops. By clearing the enable bit for the privileged resource in the mask register 220, but setting it for some other register, the operating system

can decide whether the user mode program has direct hardware access to the CP0 registers, or whether the operating system is going to "virtualize" the register. Flow then proceeds to block 517 where the contents of the privileged level resource are provided to the instruction. Alternatively, the microprocessor may exit kernel mode, and simply restart the instruction that requested access to the privileged level resource. Flow would be similar to that described in Figure 5, but this time through, the bit, at decision block 512, would be set.

[0053] If the operating system does not wish to provide the instruction with access to the privileged level resource, the contents of the resource will not be provided to the instruction. In this case, flow proceeds to block 520 where a standard exception occurs, which usually kills the process. It is not restarted.

[0054] At this point it should be appreciated that access to privileged level resources has been enabled, on a resource-by-resource basis, through the use of the mask register 220. Furthermore, it should be appreciated that in instances where access to particular resources is requested, but not yet enabled, an operating system has the ability to virtualize access to requested resources, on a

case-by-case basis, and grant or disallow access as desired.

[0055] Referring now to Figure 6, a table 600 is shown illustrating three new instructions that are being added to the MIPS architecture. The first two instructions, RDC0 and DRDC0, allow a move, and a doubleword move from a designated CP0 212 register. By incorporating the method and apparatus of the present invention, these instruction can retrieve the contents of a designated privileged level resource, if the resources corresponding bit in the mask register 220 is set. The third instruction MTC0 moves the contents in a general purpose register into the mask register 220 that is defined by a designated CP0 register.

[0056] Although the present invention and its objects, features, and advantages have been described in detail, other embodiments are encompassed by the invention. In addition to implementations of the invention using hardware, the invention can be embodied in software disposed, for example, in a computer usable (e.g., readable) medium configured to store the software (i.e., a computer readable program code). The program code causes the enablement of the functions or fabrication, or both, of the invention disclosed herein. For example, this can be

accomplished through the use of general programming languages (e.g., C, C++, etc.), hardware description languages (HDL) including Verilog HDL, VHDL, AHDL (Altera Hardware Description Language) and so on, or other programming and/or circuit (i.e., schematic) capture tools available in the art. The program code can be disposed in any known computer usable medium including semiconductor memory, magnetic disk, optical disc (e.g., CD-ROM, DVD-ROM, etc.) and as a computer data signal embodied in a computer usable (e.g., readable) transmission medium (e.g., carrier wave or any other medium including digital, optical or analog-based medium). As such, the code can be transmitted over communication networks including the Internet and intranets. It is understood that the functions accomplished and/or structure provided by the invention as described above can be represented in a core (e.g., a microprocessor core) that is embodied in program code and may be transformed to hardware as part of the production of integrated circuits. Also, the invention may be embodied as a combination of hardware and software.

[0057] Also, although access to particular privileged level resources have been enabled through the "setting" of corresponding bits in the mask register, and disabled

through the "clearing" of corresponding bits in the mask register, one skilled in the art will appreciate that this architecture may be reversed. In fact, any implementation that designates specific privileged level resources as enabled, or disabled, for purposes of access by user mode instructions, is within the mind of the inventor.

[0058] Furthermore, the embodiment described above illustrates read-only access to particular privileged level resources while in user mode. It is within the mind of the inventor, and the scope of the present invention, to also allow user mode write access to selected privileged level resources. This could be implemented with a similar mask register for writes, or alternatively, an indication of read-only, write-only, read/write, or none could be provided for by 2-bits for each corresponding privileged level resource.

[0059] Finally, those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiments as a basis for designing or modifying other structures for carrying out the same purposes of the present invention without departing from the spirit and scope of the invention as defined by the appended claims.